

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
30 May 2003 (30.05.2003)

PCT

(10) International Publication Number
WO 03/044959 A2

- (51) International Patent Classification?: **H03L**
- (21) International Application Number: **PCT/US02/36345**
- (22) International Filing Date:
13 November 2002 (13.11.2002)
- (25) Filing Language: **English**
- (26) Publication Language: **English**
- (30) Priority Data:
09/998,836 15 November 2001 (15.11.2001) **US**
- (71) Applicant: **ITT MANUFACTURING ENTERPRISES, INC.** [US/US]; Suite 1217, 1105 North Market Street, Wilmington, DE 19801 (US).
- (72) Inventor: **DAVIS, Brian, M.**; 142 Bush Hill Road, Hudson, NH 03051 (US).
- (74) Agent: **FOX, David, A.**; Cantor Colburn LLP, 55 Griffin Road South, Bloomfield, CT 06002 (US).

- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **LOW SPURIOUS DIRECT DIGITAL SYNTHESIZER**




FIG. 2

(57) Abstract: A direct digital synthesizer for generating an output signal within a frequency band. The direct digital synthesizer comprises an input section for receiving a phase differential value and generating a phase angle value. A phase-amplitude converter generates an amplitude value in response to the phase angle value. A band-shaped dither generator generates a dither value. A first combiner sums the amplitude value and the dither value to define a first combined value. A second combiner differences the amplitude value and the dither value to define a second combined value. A first digital-to-analog converter (DAC) converts the first combined value to a first analog signal. A second digital-to-analog converter (DAC) converts the second combined value to a second analog signal. An output combiner combines the first analog signal and the second analog signal to generate the output signal.

WO 03/044959 A2

LOW SPURIOUS DIRECT DIGITAL SYNTHESIZER

BACKGROUND OF THE INVENTION

The invention relates generally to direct digital synthesizers and in particular to a direct digital synthesizer utilizing band-shaped dither cancellation to reduce spurious
5 signals.

An existing Direct Digital Synthesizer (DDS) is depicted in FIG. 1. As shown in FIG. 1, the DDS includes a phase accumulator 10 that receives an input corresponding to a change in phase, $\Delta\theta$. The phase accumulator maintains a running total of the phase. The current phase is output to a phase-to-amplitude converter 14 that
10 generates an amplitude value based on the current phase. The phase-to-amplitude converter generates a representation of a sine wave amplitude based on the phase. This may be performed using a look-up table or other known techniques. Lastly, a digital-to-analog converter (DAC) 16 converts the digital amplitude values to an analog signal to generate a sine wave.

15 The DDS of FIG. 1 suffers from a high level of noise in the output signal, often referred to as spurious signals or spurs. These spurs may be caused by numerical truncation errors and DAC errors. The spurious signal spectrum can change dramatically with slight changes in the input making filtering difficult.

Different approaches have been implemented to address the spurious signals
20 generated by the basic DDS of FIG. 1. Existing DDS devices incorporate frequency, phase or amplitude dither in an attempt to destroy the coherent nature of the DDS spurious sources. These existing dither techniques produce a high level of output noise, are targeted at reducing circuit complexity rather than improving spurious signals, or are of limited effectiveness in reducing DAC generated spurious signals.

Yet another approach involves filtering the output of the DDS using additional RF hardware to reduce spurious signals. Essentially, a DDS is followed by additional RF circuitry (e.g., dividers, PLL's) to "clean up" the output spectrum of the DDS. These techniques require a substantial amount of additional RF hardware, and/or limit
5 the modulation capabilities of the DDS.

BRIEF SUMMARY OF THE INVENTION

An exemplary embodiment of the invention is a direct digital synthesizer for generating an output signal within a frequency band. The direct digital synthesizer comprises an input section for receiving a phase differential value and generating a
10 phase angle value. A phase-amplitude converter generates an amplitude value in response to the phase angle value. A band-shaped dither generator generates a dither value. A first combiner sums the amplitude value and the dither value to define a first combined value. A second combiner differences the amplitude value and the dither value to define a second combined value. A first digital-to-analog converter (DAC)
15 converts the first combined value to a first analog signal. A second digital-to-analog converter (DAC) converts the second combined value to a second analog signal. An output combiner combines the first analog signal and the second analog signal to generate the output signal.

BRIEF DESCRIPTION OF THE DRAWINGS

20 Referring now to the drawings, wherein like elements are numbered alike in the several FIGURES:

FIG. 1 is a block diagram of a conventional DDS;

FIG. 2 is a block diagram of a DDS in an exemplary embodiment of the invention;

25 FIG. 3 is a block diagram of a phase-to-amplitude converter in an exemplary embodiment of the invention;

FIG. 4 is a block diagram of a band-shaped dither generator in an exemplary embodiment of the invention;

FIGS. 5A and 5B are graphs depicting noise bands and a DDS output signal
30 band;

FIG. 6 is a plot of phase noise for a conventional DDS;

FIG. 7 is a plot of phase noise for a DDS in an embodiment of the invention;
FIG. 8 is a plot of an output signal for a conventional DDS; and,
FIG. 9 is a plot of an output signal for a DDS in an embodiment of the invention.

5 DETAILED DESCRIPTION

FIG. 2 is a block diagram of an exemplary DDS 100 in an embodiment of the invention. The DDS 100 may be implemented using hardware, software or a combination of hardware and software. In an exemplary embodiment, the DDS is implemented in an FPGA or ASIC device. In an alternate embodiment, the DDS is
10 implemented by a processor (e.g., a commercially available microprocessor) executing a computer program contained in a storage medium.

The DDS 100 includes an input section 110 receiving a phase differential value 90 represented by N bits. In the example shown in FIG. 2, the phase differential value is represented using 32 bits. The input phase differential may be represented using a
15 higher number of bits (e.g., 48-64) to provide a higher resolution. The phase differential value represents a change in phase or $\Delta\theta$. The phase differential value is applied to a latch 112 that serves as a buffer. A conventional frequency accumulator 113 and a phase accumulator 114 are used to accumulate the input values as is known in the art to provide a present phase value. The output of the phase accumulator 114 is
20 provided to a phase modulation adder 116 which may adjust the accumulated phase with a modulation value to generate a phase angle value 118.

The input section 110 generates a phase angle value 118 having a number of bits M sufficient to reduce the level of the truncation-based spurious signals below the thermal noise floor of the DAC's 148 and 149 described in further detail herein. For
25 example, the phase angle may be represented using at least 28 bits to reduce the level of the truncation-based spurious signals below the thermal noise floor of the DAC's. In the embodiment shown in FIG. 2, the phase angle value is represented with 32 bits.

The phase angle value 118 generated by input section 110 is provided to a phase-amplitude converter 120. The phase-amplitude converter 120 generates at least
30 one amplitude value in response to the input phase angle value 118. In the embodiment shown in FIG. 2, the phase-amplitude converter 120 generates two amplitude values in quadrature, I and Q, where the I amplitude value 122 represents the cosine of the phase.

angle value 118 and the Q amplitude value 124 represents the sine of the phase angle value 118. The I amplitude value 122 and the Q amplitude value 124 are represented using substantially the same number of M bits as the phase angle value 118. Using the same number of bits eliminates spurious signals caused by amplitude calculation errors or quantization to a small number of bits.

The I and Q amplitude values may be used to modulate in-phase input data 126 (I In) and quadrature input data 128 (Q In). The input data 126 and 128 are preferably represented using the same number of bits as the I amplitude value and the Q amplitude value.

In an exemplary embodiment, the phase-amplitude converter 120 is implemented using a Coordinate Rotation Digital Computer (CORDIC) vector rotator. CORDIC algorithms are known in the art and described in the 1998 ACM publication "A survey of CORDIC algorithms for FPGA based computers" by Ray Andraka, the entire contents of which are incorporated herein by reference. A CORDIC vector rotator can simultaneously determine the sine and cosine value for the input phase angle value 118. In addition, the CORDIC vector rotator also performs rotation of the I and Q input values 122 and 124. With other techniques, such as a lookup table, a complex multiplier is needed to perform this operation.

FIG. 3 is a block diagram of an exemplary CORDIC vector rotator having 32 stages. The phase angle value 118 and the I and Q input data 126 and 128 are input to an input angle reducer 131. The CORDIC algorithm utilized has a limited input angle convergence range. Thus, the input angle reducer 131 reduces the input angle to a 0 to 45 degree input range. The result of the CORDIC is then expanded back to full range at output angle expander 135. The angle reduction and expansion are accomplished using the known quadrant symmetry of sin and cos, requiring only negation and muxes in the data path.

The reduced phase angle values are input to a series of angle adder/subtractors 132 and the I and Q input data 126 and 128 are provided to a series of adder/subtractors 134 and 136, respectively. As known in the art, the CORDIC algorithm is an iterative computation in which an X, Y vector is successively rotated through a series of angles that are arctan's of powers of 2. This allows the X, Y vector rotation to be computed using only add/subtracts and shifts, with the angle being compared to a lookup table of successive arctan values. Upon completion of the vector rotation, the results are

expanded back to full range at output angle expander 135. The output of the CORDIC vector rotator is the I amplitude value 122 and the Q amplitude value 124.

Use of the CORDIC vector rotator permits the calculation of sinusoidal amplitude values with a precision in phase and amplitude sufficient to effectively
5 eliminate the numerical spurious sources. For example, given that the spur amplitude varies approximately 6 dB/bit, 32 bits of precision in the CORDIC vector rotator places the spur level at -192 dBc, which is below the thermal noise floor of available DAC's and clock sources.

Although the embodiment of FIG. 2 uses CORDIC vector rotation, other high
10 accuracy phase-amplitude conversion techniques are also amenable to implementation in FPGA & ASIC technology. A segmented lookup table may be used to provide the cosine and sine values for the input phase angle value 118. Alternatively, polynomial approximation methods may be used to perform the phase-amplitude conversion.

The I amplitude values 122 and the Q amplitude values 124 are then provided to
15 output sections 140 and 140', respectively. The I amplitude values and Q amplitude values are represented using substantially the same number of bits as phase angle value 118. This eliminates spurious signals that would otherwise be generated by amplitude truncation at the output of the phase-amplitude converter 120. Output sections 140 and 140' operate in a similar manner and include similar components. Thus, only a
20 description of output section 140 is provided.

The I amplitude values 122 are provided to combiners 141 and 142 where dither values from dither generator 160 are combined with the I amplitude values. In an exemplary embodiment, combiner 141 is an adder and combiner 142 is a subtractor. It is understood that alternate schemes may be used. The addition of dither to the I
25 amplitude values reduces harmonic noise and periodic noise generation by DAC's 148 and 149.

As shown in FIG. 4, the band-shaped dither generator 160 includes a pair of linear feedback shift registers (LFSR) 162 and 164. Each LFSR generates a pseudorandom sequence of bits which are combined through a Boolean exclusive-OR
30 operation at exclusive-OR gate 166. The single bit output by exclusive-OR gate 166 is provided to sign extender 168. Depending on the state of the exclusive-OR gate output, sign extender 168 outputs either a positive or negative M bit number which matches the bit length of the I amplitude values 122 and the Q amplitude values 124. The

magnitude of the dither value may be substantially equal to or greater than the magnitude of the signal represent by the I amplitude values 122 and the Q amplitude values 124. In this manner, the sign extender 168 generates a dither value having a flat frequency spectrum dictated by the output of exclusive-OR gate 166.

5 The output of register 168 is broadband dither which is then applied to filter 170 to create a narrowband dither signal that lies outside of the desired DDS output bandwidth. Filter 170 may be configured to either a highpass or a lowpass shaped dither passband through a filter control signal 171. The filter control signal 171 is specified by a user and is selected so that the frequency band of the dither does not
10 overlap with the output frequency of the DDS 100, also established by the user.

Filter 170 is comprised of a cascade of identical comb and lowpass/highpass filter sections. The lowpass/highpass sections are implemented by a single tap delay followed by a selectable add/subtract, producing a lowpass or highpass function. The filter stopband may be made arbitrarily low with sufficient filter stages and data path
15 widths. The comb sections are implemented by a two stage delay/summation process, resulting a filter null at $1/4$ clock frequency.

The resulting filter cascade produces either a highpass or lowpass response with an ultimate filter stopband from DC to $1/4$ clock frequency for the highpass filter. Typically, the DDS output bandwidth is below $1/4$ clock frequency as shown in FIG.
20 5B. More complex filtering may be implemented to create more specific dither passbands: The selected filter topology requires only delay and add/subtract stages, making it simple to implement in FPGA technology.

FIG. 5A illustrates the output band of the DDS relative to the low pass dither band when the filter control signal specifies low pass filtering of the dither. FIG. 5B
25 illustrates the output band of the DDS relative to the high pass dither band when the filter control signal specifies high pass filtering of the dither. As shown in FIGs. 5A and 5B, the low pass dither and high pass dither do not overlap with the desired DDS output bandwidth. As described in further detail herein, this band-shaped dither reduces DAC induced spurious signals while not interfering with the DDS output.

30 A shifter 172 scales the magnitude of the filtered dither so that the magnitude of the dither does not exceed a desired level. As described herein, the dither is added to the signals output by the phase-amplitude converter 120. The dither is scaled by shifter 172 in response to a shift control signal 173 so that the sum of the dither and the signal

does not exceed a predetermined level. The I amplitude values 122 and Q amplitude values 124 are scaled by the user controlling the magnitude of the I input data 126 and Q input data 128, taking into consideration any gain provided by the phase-amplitude converter 120. Controlling the magnitude of the dither from band-shaped dither generator 160 and signals from phase-amplitude converter 120 prevents the summation of these values from exceeding a predetermined limit (e.g., the bit-width of a combiner). In the embodiment shown in FIG. 2, the magnitude of the dither and I amplitude values should be controlled such that an overflow does not occur at combiner 141 resulting in an erroneous value being provided to round-off device 144 and DAC 148.

Referring to FIG. 2, the results of adder 141 and subtractor 142 are provide to round-off devices 144 and 146. At this point, the M bit I amplitude values, modified by the dither values, are rounded down to X bits, where X corresponds to the number of input bits at DAC's 148 and 149. In the embodiment shown in FIG. 2, the 32 bit I amplitude values are rounded to 14 bit values. Again, delaying bit reduction until just prior to the DAC's reduces the occurrence of spurious signals due to truncation.

DAC 148 generates an analog signal corresponding to DITHER+SIGNAL and DAC 149 generates an analog signal corresponding to DITHER -SIGNAL, where SIGNAL represents the sinusoidal signal derived from the I amplitude values 122. The outputs of DAC's 148 and 149 are combined at combiner 150 to form an analog signal $(\text{DITHER} + \text{SIGNAL}) - (\text{DITHER} - \text{SIGNAL}) = 2 * \text{SIGNAL}$.

In the resulting output waveform, the dither has been cancelled, which, when combined with the filtering performed on the dither signal, reduces the in-band contribution of the dither to a negligible amount. Although the dither itself does not contribute directly to the noise floor, the output noise floor does rise due to the randomization of the DAC quantization errors and DAC output nonlinearities.

It is understood that the signs of the SIGNAL and DITHER provided above are exemplary. Output section 140 may generate $\text{SIGNAL} + \text{DITHER}$ and $\text{SIGNAL} - \text{DITHER}$ in which case combiner 150 would perform addition. One method of combining the outputs of DAC's 148 and 149 is to simply connect their outputs. An alternate technique is to use a balun to subtract the output signals. This provides additional common mode rejection for clock leakage common to the two DAC's. In this configuration, the signal channels are set to opposite signs, and the dither is added

to both channels; the external subtraction then removes the dither. The matching problems generally encountered in such cancellation schemes are mitigated by the use of two identical DAC devices, which are also available as dual DACs on a single IC substrate for even better device matching.

5 Due to the combined effect of the filtering the dither and cancellation through subtraction, the dither amplitude can also be increased to a much larger level would otherwise be practical. This causes the DAC nonlinearities to be substantially mitigated. In conventional dither introduction techniques, the applied dither is typically at the 1/2 LSB level of magnitude. By contrast, in an embodiment of the present
10 invention, the dither can be increased such that the dither amplitude is equal to or larger than the signal amplitude generated by phase-amplitude converter 120. A filter may be used after combiner 150 to reject the passband of filter 170 to avoid an increase in the noise floor at large frequency offsets.

FIGs. 6-9 illustrate the reduction of spurious signals provided by an
15 embodiment of the invention. FIG. 6 depicts phase noise for a conventional DDS and FIG. 7 depicts phase noise for an exemplary embodiment of the invention. At low frequencies, the phase noise in FIG. 7 is lower than that of FIG. 6. In addition, the phase noise in FIG. 7 more rapidly approaches a low level than the phase noise in FIG.
6.

20 FIG. 8 depicts DDS output for a conventional DDS and FIG. 9 depicts DDS output for an exemplary embodiment of the invention. The conventional DDS output of FIG. 8 includes numerous spurs distributed across the frequency spectrum. By contrast, the DDS output of FIG. 9 has little or no spurs.

While the invention has been described with reference to exemplary
25 embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiments disclosed for carrying out the invention, but that the invention will include all embodiments falling within the scope of the appended
30 claims.

WHAT IS CLAIMED IS:

1. A direct digital synthesizer for generating an output signal within a frequency band, the direct digital synthesizer comprising:
 - an input section receiving a phase differential value and generating a phase angle value;
 - 5 a phase-amplitude converter generating an amplitude value in response to the phase angle value;
 - a band-shaped dither generator for generating a dither value;
 - a first combiner summing the amplitude value and the dither value to define a first combined value;
 - 10 a second combiner differencing the amplitude value and the dither value to define a second combined value;
 - a first digital-to-analog converter (DAC) for converting the first combined value to a first analog signal;
 - a second digital-to-analog converter (DAC) for converting the second combined value to a second analog signal; and
 - 15 an output combiner for combining the first analog signal and the second analog signal to generate the output signal.
2. The direct digital synthesizer of claim 1 wherein the phase differential value and phase angle value are represented with the same number of bits.
3. The direct digital synthesizer of claim 1 wherein the phase angle value is represented with a number of bits sufficient to reduce a level of truncation-based spurious signals below the thermal noise floor of said first DAC and said second DAC.
4. The direct digital synthesizer of claim 1 wherein the phase angle value and amplitude value are represented with the same number of bits.
5. The direct digital synthesizer of claim 1 wherein the phase angle value and amplitude value are represented with substantially the same number of bits.

6. The direct digital synthesizer of claim 1 further comprising a first round-off device for reducing the number of bits representing the first combined value.
7. The direct digital synthesizer of claim 1 further comprising a second round-off device for reducing the number of bits representing the second combined value.
8. The direct digital synthesizer of claim 1 wherein said band-shaped dither generator includes a filter for blocking dither values within the output signal frequency band.
9. The direct digital synthesizer of claim 1 wherein said band-shaped dither generator scales a magnitude of the dither value so that the magnitude of the dither value is substantially equal to a magnitude of the amplitude value.
10. The direct digital synthesizer of claim 1 wherein said band-shaped dither generator scales a magnitude of the dither value so that the sum of the magnitude of the dither value and a magnitude of the amplitude value is less than a limit.
11. The direct digital synthesizer of claim 1 wherein said phase-amplitude converter generates an in-phase amplitude value and a quadrature amplitude value in response to the phase angle value.

12. A method for generating an output signal within a frequency band, the method comprising:
- receiving a phase differential value and generating a phase angle value;
 - generating an amplitude value in response to the phase angle value;
 - 5 generating a dither value;
 - summing the amplitude value and the dither value to define a first combined value;
 - differencing the amplitude value and the dither value to define a second combined value;
 - 10 converting the first combined value to a first analog signal;
 - converting the second combined value to a second analog signal; and
 - combining the first analog signal and the second analog signal to generate the output signal.
13. The method of claim 12 wherein the phase differential value and phase angle value are represented with the same number of bits.
14. The method of claim 12 wherein the phase angle value is represented with a number of bits sufficient to reduce a level of truncation-based spurious signals.
15. The method of claim 12 wherein the phase angle value and amplitude value are represented with the same number of bits.
16. The method of claim 12 wherein the phase angle value and amplitude value are represented with substantially the same number of bits.
17. The method of claim 12 further comprising reducing the number of bits representing the first combined value.
18. The method of claim 12 further comprising reducing the number of bits representing the second combined value.

19. The method of claim 12 further comprising blocking dither values within the output signal frequency band.

20. The method of claim 12 further comprising scaling a magnitude of the dither value so that the magnitude of the dither value is substantially equal to a magnitude of the amplitude value.

21. The method of claim 12 further comprising scaling a magnitude of the dither value so that the sum of the magnitude of the dither value and a magnitude of the amplitude value is less than a limit.

22. The method of claim 12 wherein said generating an amplitude value generates an in-phase amplitude value and a quadrature amplitude value in response to the phase angle value.




FIG. 1
PRIOR ART





FIG. 2

3/9

FIG. 3






FIG. 4




FIG. 5A




FIG. 5B

6/9




FIG. 6
PRIOR ART




FIG. 7




FIG. 8
PRIOR ART




FIG. 9

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
30 May 2003 (30.05.2003)

PCT

(10) International Publication Number
WO 2003/044959 A3

(51) International Patent Classification⁷: **H03M 1/06**,
G06F 1/03

(21) International Application Number:
PCT/US2002/036345

(22) International Filing Date:
13 November 2002 (13.11.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/998,836 15 November 2001 (15.11.2001) US

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant: ITT MANUFACTURING ENTERPRISES, INC. [US/US]; Suite 1217, 1105 North Market Street, Wilmington, DE 19801 (US).

Published:
— with international search report


(72) Inventor: DAVIS, Brian, M.; 142 Bush Hill Road, Hudson, NH 03051 (US).

(88) Date of publication of the international search report:
4 March 2004

(74) Agent: FOX, David, A.; Cantor Colburn LLP, 55 Griffin Road South, Bloomfield, CT 06002 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LOW SPURIOUS DIRECT DIGITAL SYNTHESIZER



(57) Abstract: A direct digital synthesizer for generating an output signal within a frequency band. The direct digital synthesizer comprises an input section (110) for receiving a phase differential value and generating a phase angle value. A phase-amplitude converter (120) generates an amplitude value in response to the phase angle value. A band-shaped dither generator (160) generates a dither value. A first combiner (141, 141) sums the amplitude value and the dither value to define a first combined value. A second combiner (142, 142) differences the amplitude value and the dither value to define a second combined value. A first digital-to-analog converter (DAC) (148, 148) converts the first combined value to a first analog signal. A second digital-to-analog converter (DAC) (149, 149) converts the second combined value to a second analog signal. An output combiner (150, 150) combines the first analog signal and the second analog signal to generate the output signal.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/36345

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03M1/06 G06F1/03

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H03M G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	VANKKA J: "Spur reduction techniques in sine output direct digital synthesis", FREQUENCY CONTROL SYMPOSIUM, 1996. 50TH., PROCEEDINGS OF THE 1996 IEEE INTERNATIONAL. HONOLULU, HI, USA 5-7 JUNE 1996, NEW YORK, NY, USA, IEEE, US, PAGE(S) 951-959 XP010199998 ISBN: 0-7803-3309-8 page 953, left-hand column -page 955, right-hand column; figure 11	1-22
Y	US 5 963 157 A (SMITH PAUL F) 5 October 1999 (1999-10-05) column 1, line 66 -column 2, line 7; figure 1 column 2, line 56 -column 3, line 10 --- -/-	1-22

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

7 October 2003

Date of mailing of the international search report

17/10/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Gerdes, R

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/36345

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	KUSHNER L J ET AL: "A spurious reduction technique for high-speed direct digital synthesizers", FREQUENCY CONTROL SYMPOSIUM, 1996. 50TH., PROCEEDINGS OF THE 1996 IEEE INTERNATIONAL. HONOLULU, HI, USA 5-7 JUNE 1996, NEW YORK, NY, USA, IEEE, US, PAGE(S) 920-927 XP010199994 ISBN: 0-7803-3309-8 figures 1,6	1-22
A	US 5 291 428 A (TWITCHELL EDWIN R ET AL) 1 March 1994 (1994-03-01) abstract	1-22
A	US 5 554 987 A (OOGA TOSHIYUKI) 10 September 1996 (1996-09-10) abstract; figure 2	1-22

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 02/36345

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5963157	A	05-10-1999	NONE	
US 5291428	A	01-03-1994	NONE	
US 5554987	A	10-09-1996	JP 2025654 C	26-02-1996
			JP 6252645 A	09-09-1994
			JP 7063124 B	05-07-1995
			GB 2276053 A ,B	14-09-1994

Form PCT/ISA/210 (patent family annex) (July 1992)